# xCORE-Analog sliceKIT Hardware Manual

Document Number: XM005221A

Publication Date: 2014/3/26 XMOS © 2014, All Rights Reserved.



# **Table of Contents**

1	Overview       1.1 Introduction        1.2 sliceKIT system layout	<b>3</b> 3 4
2	2.8 Clocking 2.9 Testpoints 2.10 Slot pinouts 2.10.1 STAR 2.10.2 SQUARE 2.10.3 TRIANGLE 2.10.4 CIRCLE	
3	Slice Cards and Slots	26
4	4.1 Power	27 28 29 29 30 31 32

#### 1 Overview

IN THIS CHAPTER

- ▶ Introduction
- ▶ sliceKIT system layout

#### 1.1 Introduction

This document covers the hardware design of the sliceKIT Modular Development System, consisting of the xCORE-Analog Core Board, sliceCARDs and XSYS adaptor.

The Core Board contains a fully pinned out 16-core xCORE Processor, with its GPIOs connected to four expansion connectors (termed Slots) to interface with expansion cards called sliceCARDs which plug into the slots. The Core Board also contains all circuitry necessary for operating and debugging the XMOS system. Multiple sliceKIT Core Boards can be interconnected to form a multi XMOS device system with dual 5-bit xCONNECT Links being present between the boards.



# 1.2 sliceKIT system layout




Figure 1: sliceKIT Layout

The diagram above shows an overview of the layout of the core board with slice boards attached.

Each of the four slots has a specific label - Star, Triangle, Square and Circle, printed on the Core Board silkscreen. Triangle and Circle sliceCARDs contain 24 xCORE I/Os and Star and Square sliceCARDs 20 xCORE I/Os (usable as GPIO or two 5-wire XMOS links). The label denotes which sliceCARDs are compatible with which Core Board Slots. The sliceCARDs are also marked with one or more of these labels to identify the slot type(s) they function correctly with.



In addition to the four standard sliceCARD slots there is a Mixed Signal slot, labelled A, this slot has access to the 8 ADC channels available on the XS1-A16 device, along with 4 xCORE I/Os and the wake pin. The xCORE I/Os available on the Mixed Signal slot overlap with the Star slot, meaning that if the Mixed Signal I/Os are used then a sliceCARD used in the Star slot may not function.

The final type of connector is on the bottom left of the Core Board and is marked with a hollow square symbol with an X through it. This is for connecting multiple Core Boards together to form systems of 32 logical cores or more. It is termed the chain slot.

All Slots are 36 pin PCI express style connectors in either socket or edge finger (plug) types.

Star, Triangle and Mixed Signal Slots are pinned out from Tile 0 of the XS1-A16 device and the Circle and Square Slots from Tile 1.



## 2 Core Board

#### IN THIS CHAPTER

- ▶ Multiple core boards
- ▶ Setup
- ▶ Power supply
- ▶ Debug
- ▶ xCORE-Analog boot
- ▶ xCONNECT Links
- ▶ Reset
- ▶ Clocking
- ▶ Testpoints
- ▶ Slot pinouts

This board contains the XMOS device plus support circuitry.

A single XS1-A16A-128 device has all of its GPIO connected to the Slots.




Figure 2: xCORE-Analog sliceKIT Core Board



## 2.1 Multiple core boards

Additional xCORE-Analog or xCORE General Purpose sliceKIT Core Boards can be connected to the first board's Chain slot via the second board's Square Slot to add extra processing capability and I/O through extra Slice Cards. The first such board is termed the Master, the remaining boards as Slaves. When there is only one board, it is the Master.

## 2.2 Setup

For debugging, an XSYS adaptor board is connected to the Chain Connector of the Master Board to allow connection of an xTAG debug adapter to provide a debug link from a USB host.

The Core Board is powered by a 12V external power supply.

## 2.3 Power supply

Power input to the sliceKIT Core Board is via a standard barrel jack connector. A standard 12V external power supply should be used to power the board. Each Core Board requires its own 12V supply. This input supply is used to generate the main 5V board supply via a DC-DC converter.

The 5V board supply is then fed to all the Slot connectors as well as powering the Core Board itself. A 3V3 supply is generated by DC-DC converters from the 5V main supply.

The XS1-A16 device uses integrated DC-DC converters to generate the 1V8 and 1V0 supplies required by the device.

The supplies are sequenced to ensure the power up sequence is 5V then 3V3. When the 3V3 supply is good then the system will be released from reset.

The Core Board provides 3V3 and 5V at 0.25A each for a total of approximately 2W per slice.


# 2.4 Debug

Debug of the system is via the XSYS adapter board connected to the Chain Connector.

The JTAG signals are connected as shown below.

Presence detect signals are present on both the Chain Connector and Square Slot connectors to allow detection of a connected board and subsequent automatic switching of the JTAG chain. In a system of multiple Core Boards, the Master is the source of the JTAG chain so the system can only be debugged from the master. Other boards will see no devices in the JTAG chain.





The use of xSCOPE is covered in the xCONNECT Links section - see Section §2.6. The xSCOPE xCONNECT link can be either enabled or disabled via a switch on the XSYS adapter board.

### 2.5 xCORE-Analog boot

Master Core Boards boot from SPI flash, while slave Core Boards boot from xCON-NECT link XLB from the next connected Core Board.

To allow re-use of the SPI boot pins (ports 1A, 1B, 1C, 1D) as signal I/O pins for the Star, Triangle and A slot, a latched bus switch is used which connects the xCORE SPI pins to either the SPI Flash or to the Slice Card Slots. The switch is controlled by X0D42 and X0D43 (P8D6 and P8D7 on Tile 0: on the Triangle slot). Once the device has booted X0D43 is used to enable or disable the SPI interface, X0D42 should then transition from low to high to latch the selection. The SPI selection state is then maintained until the system is reset.


Once this sequence is completed the selection has been latched, therefore X0D42 and X0D43 return to performing their normal functions in the Triangle slot.



If the SPI is not disabled, then Slice Cards in the Star, Triangle or A slots may not function as expected. If there are no Slice Cards in the Star, Triangle or A slot, then it does not matter whether the SPI has been disabled or not. Therefore, applications which require runtime access to the SPI flash should either leave the Star, Triangle and A slots unpopulated or check to ensure that the Card which is in there will be unaffected by the operation of the Flash.

The xTAG debug system can use the boot mode select signal to force all devices in the chain (master and slave Core Boards) to boot from JTAG (don't boot) for debug purposes.





If not in this mode, the devices will boot from SPI or xCONNECT link as appropriate.

#### 2.6 xCONNECT Links

The Chain Connector contains two 5-bit xCONNECT links, XLA and XLB, which can be used for chaining sliceKIT Core Boards together. The links from Tile 0 are connected to the Chain Connector and the Star Slot. The links from Tile 1 are connected to the Square Slot.

The only complication in this system is use of the xSCOPE 2-bit xCONNECT Link. This link overlaps a 4 bit port on the Star Slot connector so it would not be possible to use this for user I/O at the same time as xSCOPE.

To work around this, a switch is present on the XSYS adapter board to either enable or disable the xSCOPE xCONNECT Link.

When disabled, these pins are disconnected from the Chain Connector and are free for use on the Star Slot. When enabled they will work as an xCONNECT link and hence will appear on the relevant pins of the Star Slot.



It is recommended that if a sliceCARD is used in the Star Slot the xSCOPE switch is off on the XSYS Adaptor Card to ensure correct operation of the sliceCARD in the Star slot.



#### 2.7 Reset

The whole system is held in reset until all power supplies are stable, and reset is connected to all Slice Cards so any circuitry on them can be reset.

It also indicates to the sliceCARDs that their power input is stable. The reset from the xTAG resets the whole system, if required for debugging.

### 2.8 Clocking

There are two sources for the system clock: an on-board 25MHz oscillator or the CLK signal from the Chain Connector. The system clock source is selected automatically according to the presence signals on the Chain connector.

This means the system clock from a Master Core Board is fed automatically to all of the slave Core Boards so the whole system will operate synchronously.

The system clock is also fed to each of the sliceCARD Slots.

## 2.9 Testpoints

Each xCORE I/O signal is also available on a 0.1" header, next to the Slot that it is connected to.

These connections can be used to connect an oscilloscope or logic analyser, or for interconnection of signals for advanced development work.

The signals are identified on the silkscreen layer of the sliceKIT Core Board, the table below lists their relationship to the internal ports.

XS1-A16 Pin	Slot	PCIE	Function	on			
X0D0	TRIANGLE	B2	P1A0				
X0D1	STAR	A8	P1B0				
	MIXED SIG	B15					
	CHAIN	B10					
X0D2	STAR	В6		P4A0	P8A0	P16A0	P32A20
	CHAIN	Α7					
X0D3	STAR	В7		P4A1	P8A1	P16A1	P32A21
	CHAIN	<b>A</b> 6					
X0D4	STAR	В9		P4B0	P8A2	P16A2	P32A22
	CHAIN	A11					
X0D5	STAR	B11		P4B1	P8A3	P16A3	P32A23
	CHAIN	<b>A</b> 9					
X0D6	STAR	<b>A</b> 9		P4B2	P8A4	P16A4	P32A24
	CHAIN	B11					
X0D7	STAR	A11		P4B3	P8A5	P16A5	P32A25
						(contin	iued)



	XS1-A16 Pi	n Slot		PCIE	Function			
	C	HAIN	В9					
X0D	)8 S	TAR	A6		P4A2	P8A6	P16A6	P32A
	C	HAIN	В7					
X0D	9 S	TAR	Α7		P4A3	P8A7	P16A7	P32A
	C	HAIN	В6					
XOD	)10 S	TAR	B10	P1C	0			
	N	IIXED SIG	В2					
	C	HAIN	A8					
XOD	)11 T	RIANGLE	В4	P1 D	0			
XOD	)12 T	RIANGLE	Α3	P1 E0	)			
X0D	)13 S	TAR	A15	P1F(	)			
	N	IIXED SIG	Α3					
	C	HAIN	B15					
XOD	)14 S	TAR	B12		P4C0	P8B0	P16A8	P32A
	C	HAIN	A13					
X0D	)15 S	TAR	B13		P4C1	P8B1	P16A9	P32A
	C	HAIN	A12					
X0D	)16 S	TAR	B17		P4D0	P8B2	P16A10	
	C	HAIN	A18					
X0D	)17 S	TAR	B18		P4D1	P8B3	P16A11	
	C	HAIN	A17					
X0D	)18 S	TAR	A17		P4D2	P8B4	P16A12	
	C	HAIN	B18					
X0D	)19 S	TAR	A18		P4D3	P8B5	P16A13	
	C	HAIN	B17					
X0D	20 S	TAR	A12		P4C2	P8B6	P16A14	P32A
	C	HAIN	B13					
X0D	)21 S	TAR	A13		P4C3	P8B7	P16A15	P32A
	C	HAIN	B12					
X0D	)22 S	TAR	B15	P1G	0			
	N	1IXED SIG	В4					
	C	HAIN	A15					
X0D		RIANGLE	Α4	P1H	0			
X0D		RIANGLE	B15	P110				
X0D		RIANGLE	Α8	P1J0				
X0D		RIANGLE	В6	_	P4E0	P8C0	P16B0	
XOD		RIANGLE	В7		P4E1	P8C1	P16B1	
XOD		RIANGLE	В9		P4F0	P8C2	P16B2	
XOD		RIANGLE	B11		P4F1	P8C3	P16B3	
XOD		RIANGLE	A9		P4F2	P8C4	P16B4	
XOD		RIANGLE	A11		P4F3	P8C5	P16B5	
							(contin	ued)



XS1-A16	Pin Slot		PCIE I	Function			
X0D32	TRIANGLE	A6		P4E2	P8C6	P16B6	
X0D33	TRIANGLE	Α7		P4E3	P8C7	P16B7	
X0D34	TRIANGLE	B10	P1K0				
X0D35	TRIANGLE	A15	P1L0				
X0D36	TRIANGLE	B12	P1M0		P8D0	P16B8	
X0D37	TRIANGLE	B13	P1N0		P8D1	P16B9	
X0D38	TRIANGLE	B17	P100		P8D2	P16B10	
X0D39	TRIANGLE	B18	P1P0		P8D3	P16B11	
X0D40	TRIANGLE	A17			P8D4	P16B12	
X0D41	TRIANGLE	A18			P8D5	P16B13	
X0D42	TRIANGLE	A12			P8D6	P16B14	
X0D43	TRIANGLE	A13			P8D7	P16B15	
	MIXED SIG	A4					
X1D0	CIRCLE	B2	P1A0				
XIDI	SQUARE	A8	P1B0				
X1D2	SQUARE	В6		P4A0	P8A0	P16A0	P32A20
X1D3	SQUARE	B7		P4A1	P8A1	P16A1	P32A21
X1D4	SQUARE	В9		P4B0	P8A2	P16A2	P32A22
X1D5	SQUARE	B11		P4B1	P8A3	P16A3	P32A23
X1D6	SQUARE	Α9		P4B2	P8A4	P16A4	P32A24
X1D7	SQUARE	A11		P4B3	P8A5	P16A5	P32A25
X1D8	SQUARE	<b>A</b> 6		P4A2	P8A6	P16A6	P32A26
X1D9	SQUARE	Α7		P4A3	P8A7	P16A7	P32A27
X1D10	SQUARE	B10	P1C0				
XIDII	CIRCLE	B4	P1D0				
X1D12	CIRCLE	<b>A</b> 3	P1E0				
X1D13	SQUARE	A15	P1F0				
X1D14	SQUARE	B12		P4C0	P8B0	P16A8	P32A28
X1D15	SQUARE	B13		P4C1	P8B1	P16A9	P32A29
X1D16	SQUARE	B17		P4D0	P8B2	P16A10	
XID17	SQUARE	B18		P4D1	P8B3	P16A11	
X1D18	SQUARE	A17		P4D2	P8B4	P16A12	
XID19	SQUARE	A18		P4D3	P8B5	P16A13	
X1D20	SQUARE	A12		P4C2	P8B6	P16A14	P32A30
X1D21	SQUARE	A13		P4C3	P8B7	P16A15	P32A31
X1D22	SQUARE	B15	P1G0				
X1D23	CIRCLE	A4	P1H0				
X1D24	CIRCLE	B15	P110				
X1D25	CIRCLE	Α8	P1J0				
X1D26	CIRCLE	В6		P4E0	P8C0	P16B0	
X1D27	CIRCLE	В7		P4E1	P8C1	P16B1	
						(contin	ued)



XS1-A	16 Pin Slot		PCIE	Function		
X1D28	CIRCLE	В9		P4F0	P8C2	P16B2
X1D29	CIRCLE	B11		P4F1	P8C3	P16B3
X1D30	CIRCLE	<b>A</b> 9		P4F2	P8C4	P16B4
X1D31	CIRCLE	A11		P4F3	P8C5	P16B5
X1D32	CIRCLE	A6		P4E2	P8C6	P16B6
X1D33	CIRCLE	A7		P4E3	P8C7	P16B7
X1D34	CIRCLE	B10	P1K0			
X1D35	CIRCLE	A15	P1L0			
X1D36	CIRCLE	B12	P1M0	)	P8D0	P16B8
X1D37	CIRCLE	B13	PINO	)	P8D1	P16B9
X1D38	CIRCLE	B17	P100	)	P8D2	P16B10
X1D39	CIRCLE	B18	P1P0		P8D3	P16B11
X1D40	CIRCLE	A17			P8D4	P16B12
X1D41	CIRCLE	A18			P8D5	P16B13
X1D42	CIRCLE	A12			P8D6	P16B14
X1D43	CIRCLE	A13			P8D7	P16B15

# 2.10 Slot pinouts

The signal assignments for the connectors on the Core Board and slice CARDs can be seen in the table below.



2.10.1 STAR

PCIE B (TOP)	SIGNAL	FUNCTION
B1	NC	NOT CONNECTED
B2	NC	NOT CONNECTED
В3	GND	POWER SUPPLY GROUND
B4	NC	NOT CONNECTED
B5	3V3	POWER SUPPLY 3.3V
B6	X0D2	P4A0 P8A0 P16A0 P32A20
B7	X0D3	P4A1 P8A1 P16A1 P32A21
B8	GND	POWER SUPPLY GROUND
B9	X0D4	P4B0 P8A2 P16A2 P32A22
B10	X0D10	P1C0
B11	X0D5	P4B1 P8A3 P16A3 P32A23
KEY	KEY	MECHANICAL KEY
B12	X0D14	P4C0 P8B0 P16A8 P32A28
B13	X0D15	P4C1 P8B1 P16A9 P32A29
B14	CLK	MAIN SYSTEM CLOCK
B15	X0D22	P1G0
B16	GND	POWER SUPPLY GROUND
B17	X0D16	P4D0 P8B2 P16A10
B18	X0D17	P4D1 P8B3 P16A11

SIGNAL	FUNCTION
NC	NOT CONNECTED
5V	POWER SUPPLY 5V
NC	NOT CONNECTED
NC	NOT CONNECTED
GND	POWER SUPPLY GROUND
X0D8	P4A2 P8A6 P16A6 P32A26
X0D9	P4A3 P8A7 P16A7 P32A27
X0D1	P1 B0
X0D6	P4B2 P8A4 P16A4 P32A24
GND	POWER SUPPLY GROUND
X0D7	P4B3 P8A5 P16A5 P32A25
KEY	MECHANICAL KEY
X0D20	P4C2 P8B6 P16A14 P32A30
X0D21	P4C3 P8B7 P16A15 P32A31
GND	POWER SUPPLY GROUND
X0D13	P1F0
$RST_N$	SYSTEM RESET (ACTIVE LOW)
X0D18	P4D2 P8B4 P16A12
X0D19	P4D3 P8B5 P16A13
	NC 5V NC NC CGND X0D8 X0D9 X0D1 X0D6 CGND X0D7 KEY X0D20 X0D21 CGND X0D13 RST_N X0D18



2.10.2 SQUARE

PCIE B (TOP)	SIGNAL	FUNCTION
B1	DEBUG	XSYS DEBUG SIGNAL
B2	TCK	XSYS TCK SIGNAL
В3	GND	POWER SUPPLY GROUND
B4	TDI	XSYS TDI SIGNAL
B5	3V3	POWER SUPPLY 3.3V
В6	X1D2	P4A0 P8A0 P16A0 P32A20
B7	X1D3	P4A1 P8A1 P16A1 P32A21
B8	GND	POWER SUPPLY GROUND
В9	X1D4	P4B0 P8A2 P16A2 P32A22
B10	X1D10	P1C0
B11	X1D5	P4B1 P8A3 P16A3 P32A23
KEY	KEY	MECHANICAL KEY
B12	X1D14	P4C0 P8B0 P16A8 P32A28
B13	X1D15	P4C1 P8B1 P16A9 P32A29
B14	CLK	MAIN SYSTEM CLOCK
B15	X1D22	P1G0
B16	GND	POWER SUPPLY GROUND
B17	X1D16	P4D0 P8B2 P16A10
B18	X1D17	P4D1 P8B3 P16A11



PCIE A (BOT)	SIGNAL	FUNCTION
A1	MSEL	XSYS MSEL SIGNAL
A2	5V	POWER SUPPLY 5V
A3	TMS	XSYS TMS SIGNAL
A4	TDO	XSYS TDO SIGNAL
A5	PRSNT	SYSTEM PRESENT SIGNAL (ACTIVE LOW)
A6	X1D8	P4A2 P8A6 P16A6 P32A26
A7	X1D9	P4A3 P8A7 P16A7 P32A27
A8	XIDI	P1 B0
<b>A</b> 9	X1D6	P4B2 P8A4 P16A4 P32A24
A10	GND	POWER SUPPLY GROUND
A11	X1D7	P4B3 P8A5 P16A5 P32A25
KEY	KEY	MECHANICAL KEY
A12	X1D20	P4C2 P8B6 P16A14 P32A30
A13	X1D21	P4C3 P8B7 P16A15 P32A31
A14	GND	POWER SUPPLY GROUND
A15	X1D13	P1F0
A16	$RST_N$	SYSTEM RESET (ACTIVE LOW)
A17	X1D18	P4D2 P8B4 P16A12
A18	X1D19	P4D3 P8B5 P16A13



2.10.3 TRIANGLE

PCIE B (TOP)	SIGNAL	FUNCTION
B1	NC	NOT CONNECTED
B2	X0D0	P1A0
В3	GND	POWER SUPPLY GROUND
B4	X0D11	P1 D0
B5	3V3	POWER SUPPLY 3.3V
В6	X0D26	P4E0 P8C0 P16B0
B7	X0D27	P4E1 P8C1 P16B1
B8	GND	POWER SUPPLY GROUND
В9	X0D28	P4F0 P8C2 P16B2
B10	X0D34	P1K0
B11	X0D29	P4F1 P8C3 P16B3
KEY	KEY	MECHANICAL KEY
B12	X0D36	P1M0 P8D0 P16B8
B13	X0D37	P1N0 P8D1 P16B9
B14	CLK	MAIN SYSTEM CLOCK
B15	X0D24	P110
B16	GND	POWER SUPPLY GROUND
B17	X0D38	P1O0 P8D2 P16B10
B18	X0D39	P1P0 P8D3 P16B11

PCIE A (BOT)	SIGNAL	FUNCTION
A1	NC	NOT CONNECTED
A2	5V	POWER SUPPLY 5V
A3	X0D12	P1E0
A4	X0D23	P1H0
A5	GND	POWER SUPPLY GROUND
A6	X0D32	P4E2 P8C6 P16B6
A7	X0D33	P4E3 P8C7 P16B7
A8	X0D25	P1J0
<b>A</b> 9	X0D30	P4F2 P8C4 P16B4
A10	GND	POWER SUPPLY GROUND
A11	X0D31	P4F3 P8C5 P16B5
KEY	KEY	MECHANICAL KEY
A12	X0D42	P8D6 P16B14
A13	X0D43	P8D7 P16B15
A14	GND	POWER SUPPLY GROUND
A15	X0D35	P1L0
A16	$RST_N$	SYSTEM RESET (ACTIVE LOW)
A17	X0D40	P8D4 P16B12
A18	X0D41	P8D5 P16B13



2.10.4 CIRCLE

PCIE B (TOP)	SIGNAL	FUNCTION
B1	NC	NOT CONNECTED
B2	X1D0	P1A0
В3	GND	POWER SUPPLY GROUND
B4	X1D11	P1 D0
B5	3V3	POWER SUPPLY 3.3V
В6	X1D26	P4E0 P8C0 P16B0
B7	X1D27	P4E1 P8C1 P16B1
B8	GND	POWER SUPPLY GROUND
B9	X1D28	P4F0 P8C2 P16B2
B10	X1D34	P1K0
B11	X1D29	P4F1 P8C3 P16B3
KEY	KEY	MECHANICAL KEY
B12	X1D36	P1M0 P8D0 P16B8
B13	X1D37	P1N0 P8D1 P16B9
B14	CLK	MAIN SYSTEM CLOCK
B15	X1D24	P110
B16	GND	POWER SUPPLY GROUND
B17	X1D38	P1O0 P8D2 P16B10
B18	X1D39	P1P0 P8D3 P16B11

PCIE A (BOT)	SIGNAL	FUNCTION	
A1	NC	NOT CONNECTED	
A2	5V	POWER SUPPLY 5V	
A3	X1D12	P1E0	
A4	X1D23	P1H0	
A5	GND	POWER SUPPLY GROUND	
A6	X1D32	P4E2 P8C6 P16B6	
A7	X1D33	P4E3 P8C7 P16B7	
A8	X1D25	P1J0	
A9	X1D30	P4F2 P8C4 P16B4	
A10	GND	POWER SUPPLY GROUND	
A11	X1D31	P4F3 P8C5 P16B5	
KEY	KEY	MECHANICAL KEY	
A12	X1D42	P8D6 P16B14	
A13	X1D43	P8D7 P16B15	
A14	GND	POWER SUPPLY GROUND	
A15	X1D35	P1L0	
A16	RST_N	SYSTEM RESET (ACTIVE LOW)	
A17	X1D40	P8D4 P16B12	
A18	X1D41	P8D5 P16B13	



2.10.5 CHAIN

PCIE B (TOP)	SIGNAL	FUNCTION	
B1	DEBUG	XSYS DEBUG SINC	GAL
B2	TCK	XSYS TCK SIGNAL	_
В3	GND	POWER SUPPLY G	ROUND
B4	TDO	XSYS TDO SIGNA	L
B5	PRSNT	CHAIN PRESENT S	SIGNAL
В6	X0D9	XLA4o	XLA5b
B7	X0D8	XLA2i	XLA5b
B8	GND	POWER SUPPLY G	ROUND
B9	X0D7	XLA1i XLA2b	XLA5b
B10	X0D1	XLA4o	XLA5b
B11	X0D6	XLA0i XLA2b	XLA5b
KEY	KEY	MECHANICAL KE	ΕΥ
B12	X0D21	XLB0i XLB2b	XLB5b
B13	X0D20	XLB2i	XLB5b
B14	CLK	MAIN SYSTEM CL	OCK
B15	X0D13	XLB4o	XLB5b
B16	GND	POWER SUPPLY G	ROUND
B17	X0D19	XLB1i XLB2b	XLB5b
B18	X0D18	XLB0i XLB2b	XLB5b

PCIE A (BOT)	SIGNAL	FUNCTION
A1	MSEL	XSYS MSEL SIGNAL
A2	NC	NOT CONNECTED
A3	TMS	XSYS TMS SIGNAL
A4	TDI	XSYS TDI SIGNAL
A5	GND	POWER SUPPLY GROUND
A6	X0D3	XLA2o XLA5b
A7	X0D2	XLA3o XLA5b
A8	X0D10	XLA4i XLA5b
A9	X0D5	XLA0o XLA2b XLA5b
A10	GND	POWER SUPPLY GROUND
A11	X0D4	XLA1o XLA2b XLA5b
KEY	KEY	MECHANICAL KEY
A12	X0D15	XLB2o XLB5b
A13	X0D14	XLB3o XLB5b
A14	GND	POWER SUPPLY GROUND
A15	X0D22	XLB4i XLB5b
A16	RST_N	SYSTEM RESET (ACTIVE LOW)
A17	X0D17	XLBOo XLB2b XLB5b
A18	X0D16	XLB1o XLB2b XLB5b



2.10.6 MIXED SIGNAL

PCIE B (TOP)	SIGNAL	FUNCTION
B1	3V3A	POWER SUPPLY ANALOG 3.3V
B2	X0D10	P1C0
В3	GND	POWER SUPPLY GROUND
B4	X0D22	P1G0
B5	3V3	POWER SUPPLY 3.3V
В6	ADC0	ADC CHANNEL 0
B7	ADC1	ADC CHANNEL 1
B8	GND	POWER SUPPLY GROUND
B9	GND	POWER SUPPLY GROUND
B10	ADC2	ADC CHANNEL 2
B11	ADC3	ADC CHANNEL 3
KEY	KEY	MECHANICAL KEY
B12	GND	POWER SUPPLY GROUND
B13	NC	NOT CONNECTED
B14	NC	NOT CONNECTED
B15	X0D1	P1 B0
B16	GND	POWER SUPPLY GROUND
B17	GND	POWER SUPPLY GROUND
B18	NC	NOT CONNECTED



PCIE A (BOT)	SIGNAL	FUNCTION
A1	NC	NOT CONNECTED
A2	5V	POWER SUPPLY 5V
A3	X0D13	P1F0
A4	WAKE	SYSTEM WAKE SIGNAL (X0D43)
A5	GND	POWER SUPPLY GROUND
A6	ADC4	ADC CHANNEL 4
A7	ADC5	ADC CHANNEL 5
A8	GND	POWER SUPPLY GROUND
A9	ADC6	ADC CHANNEL 6
A10	GND	POWER SUPPLY GROUND
A11	GND	POWER SUPPLY GROUND
KEY	KEY	MECHANICAL KEY
A12	NC	NOT CONNECTED
A13	NC	NOT CONNECTED
A14	GND	POWER SUPPLY GROUND
A15	NC	NOT CONNECTED
A16	RST_N	SYSTEM RESET (ACTIVE LOW)
A17	ADC7	ADC CHANNEL 7
A18	GND	POWER SUPPLY GROUND

#### 2.10.7 System Services Slot Signals

On all Slots, TDO is always out of the sliceKIT Core Board, TDI is always in to the Core Board.

MSEL, TCK, TMS, RST\_N are all inputs to the Core Board from the Chain Connector and outputs from the Core Board on the Square Slot.

DEBUG is bidirectional.

PRSNT is used on the Chain Connector to detect it is plugged into the Square Slot of another Core Board. This signal is used to switch JTAG and CLK sources.

Similarly, PRSNT\_N is used on the Star Slot to detect another Core Board is connected. This signal is used to switch the JTAG chain signals.

CLK and RST\_N are inputs to the Core Board from the Chain Connector and output from all Slots.



sliceKIT sliceCARDs are used to implement peripheral circuitry as part of the sliceKIT platform.

Existing sliceCARDs may connect to some or all of the Star, Triangle, Square and Circle slots. Their compatibility with each slot is indicated by the range of symbols printed on the sliceCARD silkscreen. A Card having all four symbols is compatible with all slots, a subset of symbols indicates that some slots don't have sufficient I/O or suitable I/O resources to work with that Card.

Star and Square sliceCARDs have 20 xCORE Processor I/Os including four 1-bit ports.

Triangle and Circle sliceCARDs have 24 xCORE Processor I/Os including twelve 1-bit ports.

A Double sliceCARD is a board with two sliceCARD finger connectors and connects to all of the I/O on one Tile (e.g. to Star + Triangle or to Circle + Square).



Note that sliceCARDs compatible with a given slot may still have restrictions when used in that slot (typically less common or popular functionality may be disabled), so be sure to check the sliceCARD documents for details).



# 4 Designing a Slice Card

IN THIS CHAPTER

- ▶ Power
- ▶ Signal I/O
- ▶ sliceCARD Form Factors
- ▶ Connector Pinouts

#### 4.1 Power

sliceCARDs have two power supplies available to them, 5V and 3V3.

The 5V supply can range from 4.75V to 5.25V (5%) at a current of up to 0.25A per slice.

The 3V3 supply can range from 3.13V to 3.47V (5%) at a current of up to 0.25A per slice.

## 4.2 Signal I/O

A single sliceCARD connector has 36 contacts. The four types of slice have a number of common pins which are described below.

- ► GND. Power supply ground.
- ▶ 5V. 5V power supply input.
- ▶ 3V3. 3.3V power supply input.
- ▶ NC. Not connected.
- ► CLK. System clock input. 25MHz.
- ▶ RST\_N. System reset input, active low. Push-Pull drive.

The other available pins are connected to xCORE Processor I/Os as shown in the pinout tables.

sliceCARDs can take their power from either 5V or 3V3 or both. sliceCARDs should draw no more than 250mA from each supply.

At system power-on, the 5V supply will power up first, followed by the 3V3 supply. The system reset signal will de-assert a short time after this.



Due to the constraints on the sliceKIT Core Board, there are some ports on the sliceCARDs which should be used in preference to others. These constraints are as follows:

- ▶ X0D4-7 can be selected for use as the xSCOPE xCONNECT Link
- ➤ X0D0,1,10,11 could be used for SPI boot on a master core board. These pins will be hi-z when booting and can be transferred to the xCORE I/O signals when boot is complete.

For sliceCARDs intended for use in the Star Slot, P4B should be avoided with the knowledge that using it means xSCOPE can not be used if the sliceCARD is plugged into the Star Slot.


#### 4.3 sliceCARD Form Factors

The sliceCARDs use a standard PCIe x1 edge finger to connect to the sliceKIT Core Board. Because of this, all sliceCARD PCBs must be 1.6mm thick.

There is no hard specification as to the length of sliceCARDs as this poses no mechanical clashing hazard, however to avoid clashing with other sliceCARDs or the power input connector sliceCARDs should be limited to 40mm wide.

Four mounting holes are specified in the corners of the slice for mechanical stability. These should be used with 6mm standoffs, example part Toby Electronics DCB-6.

An optional retention hole is specified for use in securing the sliceCARD to the sliceKIT Core Board. This is useful to ensure the sliceCARDs is not accidentally unplugged when using the system. Typical usage uses a 2.54mm cable tie between this hole and the associated hole in the sliceKIT Core Board ensuring the sliceCARD cannot be unplugged.



Note that for quick, low cost boards using low cost PCB manufacturing, the chamfer is not required and can be generated by hand using a file or similar.

#### 4.4 Connector Pinouts

The pinouts of the four types of sliceCARD are shown below. To cross reference pin numbers (eq. X0D1) to port names, see here (see §2.9):

4.4.1 STAR

PIN	SIDE B (top)	SIDE A (bottom)
1	NC	NC
2	NC	5V
3	GND	NC
4	NC	NC
5	3V3	GND
6	X0D2	X0D8
7	X0D3	X0D9
8	GND	X0D1
9	X0D4	X0D6
10	X0D10	GND
11	X0D3	X0D7
MEC	HANICAL KEY	
12	X0D14	X0D20
13	X0D15	X0D21
14	CLK	GND
15	X0D22	X0D13
16	GND	RST_N
17	X0D16	X0D18
18	X0D17	X0D19



4.4.2 SQUARE

PIN	SIDE P (top)	SIDE A (hottom)
FIN	SIDE B (top)	SIDE A (bottom)
1	DEBUG	MSEL
2	TCK	5V
3	GND	TMS
4	TDI	TDO
5	3V3	PRSNT
6	X1D2	X1D8
7	X1D3	X1D9
8	GND	X1D1
9	X1D4	X1D6
10	X1D10	GND
11	X1D3	X1D7
MEC	HANICAL KEY	
12	X1D14	X1D20
13	X1D15	X1D21
14	CLK	GND
15	X1D22	X1D13
16	GND	RST_N
17	X1D16	X1D18
18	X1D17	X1D19

4.4.3 TRIANGLE

PIN	SIDE B (top)	SIDE A (bottom)
1	NC	NC
2	X0D0	5V
3	GND	X0D12
4	X0D11	X0D23
5	3V3	GND
6	X0D26	X0D32
7	X0D27	X0D33
8	GND	X0D25
9	X0D28	X0D30
10	X0D34	GND
11	X0D29	X0D31
MEC	HANICAL KEY	
12	X0D36	X0D42
13	X0D37	X0D43
14	CLK	GND
15	X0D24	X0D35
16	GND	RST_N
17	X0D38	X0D40
18	X0D39	X0D41

## 4.4.4 CIRCLE

PIN	SIDE B (top)	SIDE A (bottom)
1	NC	NC
2	X1D0	5V
3	GND	X1D12
4	X1D11	X1D23
5	3V3	GND
6	X1D26	X1D32
7	X1D27	X1D33
8	GND	X1D25
9	X1D28	X1D30
10	X1D34	GND
11	X1D29	X1D31
MEC	HANICAL KEY	
12	X1D36	X1D42
13	X1D37	X1D43
14	CLK	GND
15	X1D24	X1D35
16	GND	RST_N
17	X1D38	X1D40
18	X1D39	X1D41

4.4.5 MIXED SIGNAL

PIN	SIDE B (top)	SIDE A (bottom)
1	3V3A	NC
2	X0D10	5V
3	GND	X0D13
4	X0D22	WAKE
5	3V3	GND
6	ADC0	ADC4
7	ADC1	ADC5
8	GND	GND
9	GND	ADC6
10	ADC2	GND
11	ADC3	GND
MEC	HANICAL KEY	
12	GND	NC
13	NC	NC
14	NC	GND
15	X0D1	NC
16	GND	RST_N
17	GND	ADC7
18	NC	GND



Copyright © 2014, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of Xmos Ltd. in the United Kingdom and other countries, and may not be used without written permission. All other trademarks are property of their respective owners. Where those designations appear in this book, and XMOS was aware of a trademark claim, the designations have been printed with initial capital letters or in all capitals.