

XK-XMP-64 Hardware Manual

(VERSION 1.0)



2010/02/22

Authors:

XMOS LTD.

Copyright © 2010, XMOS Ltd.
All Rights Reserved

1 Introduction

The XK-XMP-64 is 64 core multiprocessor based on the XMOS XS1-G4 event-driven processor. It comprises 16 XS1-G4, 16 LEDs, JTAG interface (over USB), two Ethernet interfaces, and two IDC expansion slots. These are outlined in Figure 1. They comprise:

- A** XS1-G4 Device ($\times 16$)
- B** Green User LED ($\times 16$)
- C** PLL Lock LED ($\times 16$)
- D** USB-2.0 programming interface
- E** Ethernet connector ($\times 2$)
- F** Reset Button
- G** Power Switch
- H** Power connector (12V, centre positive)
- I** Extension IDC connector ($\times 2$)

The numbers in the diagram are the node numbers for each core, and the nodes to which the IO devices (Ethernet, IDC connector) are connected. Each XS1-G4 node contains four cores. The Ethernet connectors are connected to nodes 1 and 3, and that the IDC connectors are connected to nodes 0 and 2.

The following sections in this document provide a detailed description of these components.

2 XS1-G4 [A]

Each XS1-G4 device contains four multithreaded XCore™ processing components with tightly integrated support for communication, I/O and timing. The links of the XS1-G4s are connected to form a hypercube. In addition, some I/Os are available for Ethernet, lighting a LED or general purpose I/O.

The cores within node *nodeNumber* are numbered as follows:




Figure 1 *Placement of components*

- $4 \times \text{nodeNumber} + 0$
- $4 \times \text{nodeNumber} + 1$
- $4 \times \text{nodeNumber} + 2$
- $4 \times \text{nodeNumber} + 3$

The nodes are connected in a hypercube network: there are four 400-Mbit links between node x and node y if and only if there is an integer $k \geq 0$ such that $x \oplus y = 2^k$

3 User-configurable LEDs [B]

These leds are green and can be lit by driving a “1” to port 1E on cores $4 \times k$: Core 0, Core 4, Core 8, ..., Core 56, and Core 60.

4 PLL Lock LEDs [C]

These leds are blue and should all be on during normal operation. The LED indicates that the core is clocked and not in RESET.

5 USB Connector [D]

The USB connector is used to load and debug code on all of the XS1-G4's processors. The USB connector provides JTAG control, system reset, and processor debug. The XK-XMP-64 has an embedded XTAG2 (the XMOS USB to JTAG key) with a serial number starting with “XMP”.

6 Ethernet PHYs [E]

The left ethernet PHY is connected to Core 4 (Node 1, Core 0), the right ethernet PHY is connected to Core 12 (Node 3, Core 0).

7 Reset Button [F]

The XK-XMP-64 is reset on power up. If a reset is required this button can be pressed. When downloading code over USB the board is automatically reset.

8 Power Switch [G]

The power switch can be used to switch the power on or off.

9 Power Switch [H]

The board should be powered with a 12V 5A power supply (provided). The core should be positive. Internally, 1V (core), 1V8 (USB), 3V3 (I/O, links), and 5V (fans) are generated.

10 I/O Expansion Connectors [I]

Two connectors provide spare I/O to add additional hardware, for example an Audio codec. The left connector is connected to Cores 40 and 41 (Cores 2 and 3 on Node 10), the right connector is connected to Cores 2 and 3 (Cores 2 and 3 on Node 0)

11 XK-XMP-64 XN File

The XCore ports linked to the hardware features on the XK-XMP-64 are mapped to generic port identifiers as part of a platform specific XN file, which simplifies the process of porting a project between platforms.

11.1 I/O Port-to-Pin Mapping

The tables on the following pages provides a full description of the port-to-pin mappings. For each core it lists which I/Os are available.

Pin	Port				Core number				
	1b	4b	8b	16b	0	2	3	4	8
XnD12	P1E0				PORT_LED.0			PORT_LED.1	PORT_LED.2
XnD24	P1I0					I ₀ 31	I ₀ 3		
XnD25	P1J0					I ₀ 32	I ₀ 4		
XnD26		P4E0	P8C0	P16B0		I ₀ 33	I ₀ 5		
XnD27		P4E1	P8C1	P16B1		I ₀ 34	I ₀ 6		
XnD28		P4F0	P8C2	P16B2		I ₀ 35	I ₀ 7		
XnD29		P4F1	P8C3	P16B3		I ₀ 36	I ₀ 8		
XnD30		P4F2	P8C4	P16B4		I ₀ 37	I ₀ 9		
XnD31		P4F3	P8C5	P16B5		I ₀ 38	I ₀ 10		
XnD32		P4E2	P8C6	P16B6		I ₀ 39	I ₀ 11		
XnD33		P4E3	P8C7	P16B7		I ₀ 40	I ₀ 12		
XnD34	P1K0					I ₀ 41	I ₀ 13		
XnD35	P1L0					I ₀ 42	I ₀ 14		
XnD36	P1M0		P8D0	P16B8		I ₀ 45	I ₀ 17		
XnD37	P1N0		P8D1	P16B9		I ₀ 46	I ₀ 18		
XnD38	P1O0		P8D2	P16B10		I ₀ 47	I ₀ 19		
XnD39	P1P0		P8D3	P16B11		I ₀ 48	I ₀ 20		
XnD40			P8D4	P16B12		I ₀ 49	I ₀ 21		
XnD41			P8D5	P16B13		I ₀ 50	I ₀ 22		
XnD42			P8D6	P16B14		I ₀ 51	I ₀ 23		
XnD43			P8D7	P16B15		I ₀ 52	I ₀ 24		
XnD49		P32A0				I ₀ 53	I ₀ 25		
XnD50		P32A1				I ₀ 54	I ₀ 26		
XnD51		P32A2				I ₀ 55	I ₀ 27		
XnD52		P32A3				I ₀ 56	I ₀ 28		

Pin	Port				Core number			
	1b	4b	8b	16b	12	16	20	24
XnD12	P1E0				PORT_LED_3	PORT_LED_4	PORT_LED_5	PORT_LED_6
XnD26		P4E0	P8C0	P16B0	PORT_ETH_RXD0_3			
XnD27		P4E1	P8C1	P16B1	PORT_ETH_RXD1_3			
XnD28		P4F0	P8C2	P16B2	PORT_ETH_TXD0_3			
XnD29		P4F1	P8C3	P16B3	PORT_ETH_TXD1_3			
XnD30		P4F2	P8C4	P16B4	PORT_ETH_TXD2_3			
XnD31		P4F3	P8C5	P16B5	PORT_ETH_TXD3_3			
XnD32		P4E2	P8C6	P16B6	PORT_ETH_RXD2_3			
XnD33		P4E3	P8C7	P16B7	PORT_ETH_RXD3_3			
XnD34	P1K0				PORT_ETH_TX_CLK_3			
XnD35	P1L0				PORT_ETH_TX_EN_3			
XnD36	P1M0		P8D0	P16B8	PORT_ETH_RX_CLK_3			
XnD37	P1N0		P8D1	P16B9	PORT_ETH_RX_DV_3			
XnD38	P1O0		P8D2	P16B10	PORT_ETH_RX_ER_3			
XnD39	P1P0		P8D3	P16B11	PORT_ETH_RX_MDC_3			
XnD42			P8D6	P16B14	PORT_ETH_NRST_3			
XnD43			P8D7	P16B15	PORT_ETH_MDIO_3			

Pin	Port				Core number				
	1b	4b	8b	16b	28	32	36	40	41
XnD12	P1E0				PORT_LED_7	PORT_LED_8	PORT_LED_9	PORT_LED_10	
XnD24	P1I0							I ₁₀ 31	I ₁₀ 3
XnD25	P1J0							I ₁₀ 32	I ₁₀ 4
XnD26		P4E0	P8C0	P16B0				I ₁₀ 33	I ₁₀ 5
XnD27		P4E1	P8C1	P16B1				I ₁₀ 34	I ₁₀ 6
XnD28		P4F0	P8C2	P16B2				I ₁₀ 35	I ₁₀ 7
XnD29		P4F1	P8C3	P16B3				I ₁₀ 36	I ₁₀ 8
XnD30		P4F2	P8C4	P16B4				I ₁₀ 37	I ₁₀ 9
XnD31		P4F3	P8C5	P16B5				I ₁₀ 38	I ₁₀ 10
XnD32		P4E2	P8C6	P16B6				I ₁₀ 39	I ₁₀ 11
XnD33		P4E3	P8C7	P16B7				I ₁₀ 40	I ₁₀ 12
XnD34	P1K0							I ₁₀ 41	I ₁₀ 13
XnD35	P1L0							I ₁₀ 42	I ₁₀ 14
XnD36	P1M0		P8D0	P16B8				I ₁₀ 45	I ₁₀ 17
XnD37	P1N0		P8D1	P16B9				I ₁₀ 46	I ₁₀ 18
XnD38	P1O0		P8D2	P16B10				I ₁₀ 47	I ₁₀ 19
XnD39	P1P0		P8D3	P16B11				I ₁₀ 48	I ₁₀ 20
XnD40			P8D4	P16B12				I ₁₀ 49	I ₁₀ 21
XnD41			P8D5	P16B13				I ₁₀ 50	I ₁₀ 22
XnD42			P8D6	P16B14				I ₁₀ 51	I ₁₀ 23
XnD43			P8D7	P16B15				I ₁₀ 52	I ₁₀ 24
XnD49		P32A0						I ₁₀ 53	I ₁₀ 25
XnD50		P32A1						I ₁₀ 54	I ₁₀ 26
XnD51		P32A2						I ₁₀ 55	I ₁₀ 27
XnD52		P32A3						I ₁₀ 56	I ₁₀ 28

Pin	Port				Core number				
	1b	4b	8b	16b	44	48	52	56	60
XnD12	P1E0				PORT_LED_11	PORT_LED_12	PORT_LED_13	PORT_LED_14	PORT_LED_15

12 Related Documents

The following documents provide more information on designing with the XK-XMP-64:

- ***XK-XMP-64 Tutorial***: provides an introduction to programming software on the XK-XMP-64 using the XC language.
- ***The XMOS XS1 Architecture***: provides an overview of the XS1 instruction set architecture.
- ***XK-XMP-64 Performance Measurements***: documents a number of performance measurements.

The most up-to-date information on the XK-XMP-64, including board schematics and product datasheets, is available from:

- <http://www.xmos.com/xmp64>

13 Document History

Date	Release	Comment
2010/02/22	1.0	First release.

XMOS Ltd is the owner or licensee of this design, code, or Information (collectively, the “Information”) and is providing it to you “AS IS” with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

(c) 2010 XMOS Limited - All Rights Reserved