














MODIFICATIONS:


MOD1 X1D39/X1E39 CONNECTIONS TO U16




MISC1 PCB XDK-M1 REV 2.1


Schematic: ROOT		 ©COPYRIGHT 2008 http://www.varisys.co.uk
Title: XMOS XDK-M1		
Rev: 3.0	Date: Wednesday, December 10, 2008	
Sheet 1 of 14 Document No.: <Doc>		






Schematic: FTDI		 ©COPYRIGHT 2008 http://www.varisys.co.uk
Title: XMOS XDK-M1		
Rev: 3.0	Date: Wednesday, December 10, 2008	
Sheet 3 of 14 Document No.: <Doc>		



Schematic: POWER		 ©COPYRIGHT 2008 http://www.varisys.co.uk
Title: XMOS XDK-M1		
Rev: 3.0	Date: Wednesday, December 10, 2008	
Sheet 4 of 14 Document No.: <Doc>		




U1A

XCORE 0

RN1D	4	SPI_MISO	X0D0	RA1A	8	1	33	M6	X0D0
RN1B	2	SPI_SS	X0D1	RA1C	6	3	33	M5	X0D1
RN5E	6	SRAM_D1	X0D2	RA5D	5	4	33	L6	X0D2
RN5G	8	SRAM_D2	X0D3	RA5B	7	2	33	L5	X0D3
RN5F	7	SRAM_D3	X0D4	RA5C	6	3	33	K6	X0D4
RN5H	9	SRAM_D4	X0D5	RA5A	8	1	33	K5	X0D5
RN5A	1	SRAM_D5	X0D6	RA6A	8	1	33	J6	X0D6
RN6E	6	SRAM_D6	X0D7	RA7D	5	4	33	H5	X0D7
RN2H	9	SRAM_D7	X0D8	RA4D	5	4	33	H6	X0D8
RN6G	8	SRAM_D8	X0D9	RA7B	7	2	33	G5	X0D8
RN3A	1	SPI_CLK	X0D10	RA9A	8	1	33	G6	X0D9
RN3B	2	SPI_MOSI	X0D11	RA9B	7	2	33	F5	X0D10
RN3C	3	XLED_0	X0D12	RA9C	6	3	33	F7	X0D11
RN7H	9	XLED_1	X0D13	RA13D	5	4	33	F6	X0D12
RN8G	8	SRAM_OE	X0D14	RA15C	6	3	33	F8	X0D13
RN3D	4	SRAM_CS	X0D15	RA9D	5	4	33	F7	X0D14
RN8E	6	SDC_DAT0	X0D16	RA15A	8	1	33	F9	X0D15
RN7D	4	SDC_DAT1	X0D17	RA14A	8	1	33	F8	X0D16
RN8A	1	SDC_DAT2	X0D18	RA16D	5	4	33	F10	X0D17
RN4F	7	SDC_DAT3	X0D19	RA12C	6	3	33	E10	X0D18
RN8C	3		X0D20	RA16B	7	2	33	F11	X0D19
RN8B	2		X0D21	RA16C	6	3	33	E11	X0D20
RN8D	4	XLED_2	X0D22	RA16A	8	1	33	F12	X0D21
RN4E	6	UART_RXD	X0D23	RA12D	5	4	33	E12	X0D22
RN1C	3	UART_TXD	X0D24	RA1B	7	2	33	L4	X0D23
RN1A	1	KEY_4	X0D25	RA1D	5	4	33	K3	X0D24
RN5D	4	KEYLED_0	X0D26	RA6D	5	4	33	K4	X0D25
RN5B	2	KEYLED_1	X0D27	RA6B	7	2	33	J3	X0D26
RN5C	3	KEY_0	X0D28	RA6C	6	3	33	J4	X0D27
RN1H	9	KEY_1	X0D29	RA2D	5	4	33	H3	X0D28
RN6F	7	KEY_2	X0D30	RA7C	6	3	33	G4	X0D29
RN6H	9	KEY_3	X0D31	RA7A	8	1	33	F3	X0D30
RN6D	4	KEYLED_2	X0D32	RA8D	5	4	33	F4	X0D31
RN6C	3	KEYLED_3	X0D33	RA8C	6	3	33	F3	X0D32
RN6B	2	KEYLED_4	X0D34	RA8B	7	2	33	F4	X0D33
RN6A	1	SRAM_WE	X0D35	RA8A	8	1	33	D3	X0D34
RN7F	7	SDC_DAT3	X0D36	RA13B	7	2	33	D5	X0D35
RN7G	8	SDC_CLK	X0D37	RA13C	6	3	33	C4	X0D36
RN7A	1	SDC_DAT0	X0D38	RA14D	5	4	33	D6	X0D37
RN7E	6	SDC_CMD	X0D39	RA13A	8	1	33	C5	X0D38
RN7C	3		X0D40	RA14B	7	2	33	D7	X0D39
RN7B	2		X0D41	RA14C	6	3	33	C6	X0D40
RN8F	7		X0D42	RA15B	7	2	33	D9	X0D41
RN8H	9	ILLUM	X0D43	RA15D	5	4	33	C8	X0D42
RN1E	6	SRAM_A0	X0D49	RA2A	8	1	33	J1	X0D43
RN1F	7	SRAM_A1	X0D50	RA2B	7	2	33	H2	X0D49
RN1G	8	SRAM_A2	X0D51	RA2C	6	3	33	H1	X0D50
RN2C	3	SRAM_A3	X0D52	RA3B	7	2	33	G2	X0D51
RN2D	4	SRAM_A4	X0D53	RA3A	8	1	33	G1	X0D52
RN2A	1	SRAM_A5	X0D54	RA3D	5	4	33	E2	X0D53
RN2B	2	SRAM_A6	X0D55	RA3C	6	3	33	F1	X0D54
RN2F	7	SRAM_A7	X0D56	RA4B	7	2	33	D2	X0D55
RN2E	6	SRAM_A8	X0D57	RA4A	8	1	33	D1	X0D56
RN2G	8	SRAM_A9	X0D58	RA4C	6	3	33	C2	X0D57
RN3H	9	SRAM_A10	X0D61	RA10A	8	1	33	A3	X0D58
RN3G	8	SRAM_A11	X0D62	RA10B	7	2	33	B4	X0D61
RN3F	7	SRAM_A12	X0D63	RA10C	6	3	33	A4	X0D62
RN3E	6	SRAM_A13	X0D64	RA10D	5	4	33	B5	X0D63
RN4A	1	SRAM_A14	X0D65	RA11A	8	1	33	A5	X0D64
RN4B	2	SRAM_A15	X0D66	RA11B	7	2	33	B7	X0D65
RN4C	3	SRAM_A16	X0D67	RA11C	6	3	33	A7	X0D66
RN4D	4	SRAM_A17	X0D68	RA11D	5	4	33	B8	X0D67
RN4H	9	SRAM_A18	X0D69	RA12A	8	1	33	A8	X0D68
RN4G	8		X0D70	RA12B	7	2	33	B9	X0D69
									X0D70

XCORE0_PERIPHERALS




- XLED [0..2]
- KEY [0..4]
- KEYLED [0..4]
- ILLUM
- UART_TXD
- UART_RXD
- RESET


XS1-G4 512BGA V19

Schematic: XCORE0		
Title: XMOS XDK-M1		
Rev: 3.0	Date: Wednesday, December 10, 2008	©COPYRIGHT 2008
Sheet 5 of 14 Document No.: <Doc>		http://www.varisys.co.uk

SPI FLASH





SD CARD










- RESET_
- SPI_MISO
- SPI_MOSI
- SPI_CLK
- SPI_SS_
- SRAM_D[8..1]
- SRAM_A[18..0]
- SRAM_WE_
- SRAM_OE_
- SRAM_CS_
- SDC_DAT[3..0]
- SDC_CMD
- SDC_CLK





SRAM




















CAT 5e / CAT 6 CROSS WIRED STP PATCH CABLE



Schematic: XLINK		<p>©COPYRIGHT 2008</p> <p>http://www.varisys.co.uk</p>
Title: XMOS XDK-M1		
Rev: 3.0	Date: Wednesday, December 10, 2008	
Sheet 13 of 14 Document No.: <Doc>		



Schematic: XSYS	
Title: XMOS XDK-M1	
Rev: 3.0	Date: Wednesday, December 10, 2008
Sheet 14 of 14 Document No.: <Doc>	

©COPYRIGHT 2008
http://www.varisys.co.uk